Abstract-A systematic and unified method using the signal flow graph (SFG) technique is presented in analyzing dc-dc pulsewidth modulated (PWM) switch mode power converters (SMPC's) operating in the continuous conduction mode (CCM). Loop gains for single and multiloop systems are reviewed. The SFG of the converter is then generated from the perturbed state-space averaged (SSA) equations, and the characteristic polynomial of the system is computed. By grouping terms associated with the gain of the error amplifier as the numerator, a unique definition of system loop gain is introduced, and locations for breaking the loop are discussed. System loop gains for both voltage-and current-programming converters with either trailing-or leading-edge modulation are derived. It is shown that for a SMPC, the loop gain measured by an analog injection method is the system loop gain, which determines the stability of the converter.
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I. INTRODUCTION
S TATE-SPACE averaging (SSA) is a useful method in the small signal analysis of dc-dc pulsewidth modulated (PWM) switch mode power converters (SMPC's or switching converters) [1] . It has worked satisfactorily in predicting the performance of continuous conduction mode (CCM) converters employing either voltage programming [1] or current programming [2] , [3] with slope compensation [4] , [5] , in computing input and output impedances [6] , [7] , and in analyzing converters with leading-edge modulation [8] . A switching flow-graph method was developed to perform SSA [9] graphically and similar results were obtained.
Different analyses have different insufficiencies, which are discussed next. In [1] , [2] , [5] , and [7] , the perturbed SSA equation is derived in relating the input vector and the state vector [and its derivative ] with the duty ratio (Table I) . After perturbation analysis is performed, the discussions turn to the development of circuit modeling of converters. This so-called hybrid modeling very often generates different models for different converters, e.g., the canonical model for voltage-programming converters [1] is different from that of the current-programming converters [4] . Moreover, these models do not differentiate between trailing-and leading-edge modulated converters, which were shown to have different dynamics [8] . Second, in [3] systematic application of matrix computation has been adopted and in doing so, loop gains, input, and output impedances are written down in compact matrix notation. In [3] , (3) and (4) of this article were used to compute the loop gain of the converter, with the state vector in (4) regarded as the input vector to the loop. This assignment is quite arbitrary and is not compatible with the definition of loop gain if signal flow graph (SFG) analysis [10] is to be used. Moreover, it shows its weakness when a current-programming converter is analyzed, with pole locations different from those obtained in [4] . Third, to evaluate the validity of an analysis, loop gain measurement should be performed. In this aspect, both analog [11] and digital [12] injection methods were suggested. For voltageprogramming converters, the loop gains measured by both techniques are compatible, yet those of current-programming converters differ [12] . This discrepancy has to be resolved, but so far, no attempt has been made.
With the above background in mind, a unified method in analyzing SMPC's is needed that: 1) does not require different models for different converters; 2) generates analytical results that are consistent with measurements; and 3) explains the discrepancy between analog and digital loop gain measurements. Such method is established by using SSA coupled with SFG as the vehicles for analysis.
The proposed method is introduced with a review on loop gains in SFG analysis, and the correct procedure in breaking a loop is discussed in Section II. The dynamics of a converter is described by sets of differential equations in different states and SSA is then employed to obtain the averaged equations (Table I ). The loop is closed by installing an appropriate controller that is modeled by a control equation that depends on the control method. By perturbing the averaged equations and identifying the perturbed state variables, the corresponding SFG can be constructed, which is the same for both the voltage-and the current-programming converters (Section III). The determinant of the graph is then computed. By using the loop-breaking technique discussed in Section II, and by grouping terms that contain the gain of the error amplifier as the numerator, a unique system loop gain can be defined (Section III). The above method is then applied to analyze the generic buck-boost and boost converters (Section IV), while results of the buck converter are included for completeness. Verification of the analysis is presented in Section V. It is noted that the loops for analog and digital injection are broken at different locations, which explains the discrepancy in these measurements. The analysis also deals with trailingand leading-edge modulated converters on the same setting by using the correct control equations governed by the actual switching action.
To facilitate our discussion, a concise summary of SSA analysis is tabulated in Table I . Input, output, and state vectors are represented by boldfaced lower case letters , , and , respectively, while matrices , , , and follow the conventional assignment in control theory [13] , as in [1] and [3] . The remaining matrices are assigned alphabetically in the order of appearance. Note that row vectors are not written as transposed column vectors. Perturbed quantities are represented by hatted letters, such as and . Researchers in the field of power electronics should find Table I selfexplanatory up to the computation of the system loop gain, which is the major topic of this article.
II. LOOP GAINS OF AN SFG
The SFG of any converter with (perturbed SSA) capacitor voltage and inductor current as state variables has more than one loop. It is well known that loop gains are not uniquely defined [4] and some may not be practical in determining the stability of the converter. To resolve this ambiguity, a review on the definition of loop gains based on the SFG analysis is presented. Fig. 1 shows the block diagram of a single loop system. The forward gain is , while the scaled output (by a factor of , which may be frequency dependent) is fed back and subtracted from the input. The transfer function is given by (1) The loop gain of the SFG is , and the loop gain of the system, by conventional practice, is . If does not contain right-half plane (RHP) poles, the stability of the system can be determined by the gain and phase margins of [14] .
A. Loop Gain of a Single Loop System

B. Loop Gains of a Multiloop System
In a system with multiple feedback paths, many loops exist and hence, many loop gains can be defined. Previous research has inferred that not all loop gains are equally practical for stability consideration [4] , [6] , [12] , [15] . The problem is further complicated by the fact that any loop gain can be expressed in many different forms, and even a physically single loop system can be manipulated mathematically to be any of its multiloop equivalents [4] . This ambiguity complicates the interpretation of the loop gain measured, and affects the design of the compensation network to stabilize the system. To overcome the above difficulty, the definition of loop gain in [10] should be adopted. To be more specific, in computing the loop gain of a particular variable, node splitting is performed on that node, e.g.,
( can be a current, voltage, or any type of variable under investigation), resulting in two nodes, and , with all the incoming branches go to , while all outgoing branches radiate from , as shown in Fig. 2 . Let be the input node and be the output node. The loop gain of can then be obtained by the Mason's Gain Formula. The stability of any linear system is determined by its characteristic polynomial (cited as system determinant in [12] ). In SFG analysis, the determinant of the graph relates directly to , and is essential for stability discussion (Section III). It has been demonstrated that can be decomposed in many ways [4] as (2) where both and are polynomials in . For design engineers, measuring loop gains is essential in understanding the dynamics of systems. Hence, we need to break (2) up in a way such that the loop gain [obtained as ] can be measured directly, and the criteria of phase and gain margins can be utilized for stability analysis, provided that contains no RHP root. Mathematically speaking, the original multiloop system is transformed into an equivalent single loop system with loop gain , so that a familiar method of analysis, e.g., Bode plots, can be applied.
III. SYSTEM LOOP GAIN OF A SWITCHING CONVERTER
In this section, we discuss how the SFG method is applied to analyze switching converters. This result is valid for systems with the same mathematical formulation. Fig. 4 shows the essential elements of a switching converter. Buck, boost, and buck-boost converters can be obtained through different arrangements of the inductor, power transistor, and the diode (Fig. 3) . The output stage consists of a filtering capacitor and a (resistive) load. The output voltage is attenuated by the resistor string and , and is fed back to the error amplifier and compared with a reference voltage to determine the trip point of the PWM comparator. The ramp can be a fixed one (voltage programming, Fig. 4) or be scaled by the inductor current (current programming, Fig. 5 ). In either case, from Table I , the perturbed SSA equation is (cf., [1] , [3] ) (3) where is the state vector, is the input vector, is the duty ratio, and any matrix . 1 For second-order converters, the state variables are the capacitor voltage ( ) and the inductor current ( ). Matrices , , and contain open loop parameters, while is a function of both and , i.e., (4) which contains feedback quantities such as the gain of the error amplifier and the attenuation ratio of the resistor string . In fact, (4) is the control equation of the converter. For loop gain discussion, inputs are irrelevant. Therefore, we set , and (3) and (4) combine to read
and an equivalent SFG can be constructed (Fig. 6 ). The characteristic polynomial is given by (6) while the determinant of the graph is easily computed as graph (7a)
Hence, the determinant of the graph contains complete information on the stability of the converter. 
A. System Loop Gain of a Voltage-Programming Converter
From Fig. 4(a) , it is routine to derive the control equation of the converter, i.e., the perturbed duty ratio as a function of the input and state variables (8) where
. Hence, can be expressed as , which implies that both and contain the gain of the error amplifier and the attenuation factor , i.e.,
The parameters and depend on the converter under consideration, e.g., Table II compiles the parameters for the buck converter. Now (6) can be partitioned into two parts: the first one contains terms with , and serves as the numerator in (2), while the remaining terms are grouped as the denominator . This partitioning is important because is related to the feedback path that gives the locations of breaking the loop physically, as shown by the nodes (related to the output ) and (corresponds to ) in Figs. 4 and 7. With the above partitioning, the system loop gain is then given by (10a), shown at the bottom of the page, which can easily be 
and (10b) follows immediately [cf. (2)]. The advantage of arriving at (10c) becomes apparent. If contains no RHP root, then the gain and phase margins can be used to determine the stability of the converter. Moreover, one can modify with a compensation network by changing to some , and the above discussion on stability still applies. As for , the roots are the poles of the open loop converter, which reside in the left-half plane (LHP).
As mentioned previously, and are the two locations for breaking the loop. Injection at (which relates to , , and ) can be done by analog method [11] , while injection at (corresponds to the output of the latch) has to be done digitally [12] . With a node splitting at either or , and Mason's gain formula used to compute the loop gain, (10a) is obtained. Hence, for voltage-programming converters, the loop gains measured by either analog or digital injection are the same.
From Fig. 6 , two observations are made. First, no other node splitting can result in the above . For example, if node splitting is performed at either or , then the inductor current and capacitor voltage loop gains are given by and , respectively, with (12) and are the closed loop transimpedance and transadmittance, respectively. Note that cannot be directly obtained from (12) . Second, except for nodes or , other nodes are inaccessible for loop breaking. For example, is inside the capacitor. The external node of a capacitor already includes its equivalent series resistance (ESR).
B. System Loop Gain of a Current-Programming Converter
For current-programming converters, we refer to Table I and Fig. 5 (also see [17] ), and learn that for converters with 2 For A and B both 2 2 2 matrices, it can be shown, e.g., by direct trailing-edge modulation, the control equation is (13a) where and are the slopes of the inductor current and the compensation ramp in State 1, respectively. The switching frequency is , is the slope factor defined as , is the perturbed output of the error amplifier, and is the equivalent current sensing resistor. For converters with leading-edge modulation, the control equation is (13b) where is the slope of the inductor current in State 2 and the corresponding slope factor. From (13a) and (13b), it is clear that the factor cannot be factored out, and takes the following form:
i.e., both and contain terms that are not multiplied by . The corresponding SFG is shown in Fig. 8 . Decomposing the system determinant as in the previous section, and noting that , we get The above system loop gain can be obtained directly by a node splitting at (analog injection), but not at node (digital injection). If node is chosen, the loop gain is given by (10b) but not (10c), since in this case, . On expanding the terms, we get node splitting at (17) where and (cf., [3] ). The difference in (16b) and (17) explains the discrepancy in the loop gain measurement observed in [12] . We should also point out that (17) is not suitable for design, because modifying for compensation requires addition of numerators that cannot be drawn easily on a Bode plot. A more serious problem is that the denominator does not give the correct pole locations of the closed loop system. To conclude, the only suitable point to perform loop gain measurement is at , as shown in Figs. 5 and 8 . 3 By direct expansion, adj(A + B) = adj(A) + adj(B). Also, for E an 
IV. APPLICATION OF THE ANALYSIS
We demonstrate the validity of the analysis by applying it to the generic buck-boost converter. The following analyses include certain parasitic elements, such as the ESR of the filtering capacitor , series resistance of the inductor R , and resistance of the diode and of the switch . To simplify the expressions, we assign all Greek variables to be related to parasitics, with , or, in the limit of no parasitic elements, , while others, such as , , , , and are all approximately equal to one. If parasitic elements are absent, . Fig. 3(c) Table IV. To compute the steady state and , we need the determinant of (18) where all parameters are defined in Table IV . The steady-state capacitor voltage and inductor current are given by (19) and the steady-state output voltage and input current are (20) Observe that and . These results are to be expected, since the output voltage is the sum of the capacitor voltage and the voltage across the ESR. In steady state, no net charge is dumped into the capacitor, and the current going in and out of the filtering capacitor develops positive and negative voltages across the ESR, respectively. Although power is dissipated in the ESR, the average voltage is zero, and . For the second result, observe that during State 1, , while during State 2, , and hence the average is only . Also, the efficiency of the converter can be obtained from (20) as (21) Next, performing perturbation analysis as shown in Table I gives the and matrices. For the voltageprogramming buck-boost converter, the control equation is . With minor computation, the and matrices are obtained [Table IV(b)] . Clearly, the matrix
A. Analysis of the Voltage-Programming Buck-Boost Converter
is of the form [cf., (9) ] and the system loop gain is given by (10d), which is (22a) (22b) (22c)
All variables are defined in Table IV, with . It is clear from (22c) that the system loop gain contains a RHP zero that moves with the load. This zero could be at a very low frequency. Dominant pole compensation will result in a converter with very limited bandwidth.
For the buck-boost converter with leading-edge modulation, the corresponding and matrices are shown in Table IV (c), and the system loop gain is given in (23a) and (23b) at the bottom of the previous page. The dc gain and the poles are the same as in the case with trailing-edge modulation, yet the zero is different. Clearly, in order to put in the LHP, we need
In applying the same analysis method to the boost converter [ Fig. 3(b) ], it can be shown that the corresponding condition to give a LHP zero is , which is the same as that derived in [8] , confirming the validity of the system loop gain. The following physical interpretation is in place. For a current-programming converter, the inductor current is used to define the trip point. For the boost (and buck-boost) converter, the inductor current passes through the filtering capacitor in State 2, but not in State 1. Hence, for trailing-edge modulation, whence the trip point is evaluated at the end of State 1, the ESR does not show up in the zero . But for leading-edge modulation, the trip point is evaluated at the end of State 2, and the presence of the ESR tends to move the RHP zero to the left. If or is large enough, a LHP zero will be obtained in (23a) and (23b).
B. Analysis of the Current-Programming Boost Converter
In this section, analysis of current-programming boost converters are considered [ Fig. 3(b) ] so that results can be compared to those derived in [4] . A straightforward application of the procedure described in Table I gives matrices - (Table III) . We now focus on the computation of the system loop gain. For simplicity's sake, assume that all components are ideal.
From previous discussion, is of the form , and (16c) should be used to compute the system loop gain.
Simple computation gives (25a) (25b) and gives the system loop gain as (26a) with all parameters defined in Table III . In general, , hence,
For current-programming converter with leading-edge modulation, the system loop gain is given by (27) Again, see Table III for definitions of parameters. Note that leading-edge modulation could move the RHP zero to the LHP if appropriate condition is met.
V. VERIFICATION OF ANALYSIS
The validity of the mentioned analysis will be demonstrated by comparing results with published works that have been confirmed by experiments. Several examples are presented to illustrate the robustness of this new method.
A. Boost Converter with Voltage-Programming
The control mechanism of trailing-edge modulation is different from that of leading-edge modulation, and [8] is the first paper to investigate this difference on a boost converter. By applying the so-called "discrete average model," the controlto-output transfer function for the trailing-edge modulated converter is (trailing-edge) (28) where all parameters are defined in Table III. From Section III-A, we have . Now, consider the breaking of the loop at the output of the converter. With the from the expression of as the input, and the of (28) as the output, we get (trailing-edge) (29) which is identical to the system loop gain given in Table III . To eliminate the RHP zero, [8] which gives the same as shown in Table III . We should emphasize that our proposed method assumes no ad hoc reasoning. The difference of the system loop gains is accounted for by the difference in the control equations.
B. Boost Converter with Current-Programming
For current-programming converters, it should be noted that [4, eq. (13)] is inaccurate, as has been discussed in [17] . With the correct control equation of (13a), and using the and in [4, which gives the same as discussed in Section IV (26b).
C. Analog Versus Digital Loop Gain Measurement
In [12] , a loop gain measurement method using a digital modulator was introduced. The method was applied to measure the loop gain of the boost converter (with trailing-edge modulation). For the voltage-programming converter, both the digital and analog methods yield agreeable results ([12, Fig. 16] ). For the current-programming converter (termed as charge injection control, or CIC in [12] ), the Bode plot of the loop gain by the analog method ([12, curve T1, Fig. 15 ], which is reproduced as Fig. 9 in this paper) showed clearly the existence of a low-frequency pole, a RHP zero, and a high-frequency pole, which copes well with (31), while the digital method gave a loop gain with a local peaking at 400 Hz (curve T2, Fig. 9 ), a typical curve for a pair of complex poles. This loop gain is predicted by (17) , but our discussion suggested that it is not useful for stability consideration.
VI. CONCLUSION
A unified method in analyzing dc-dc CCM switch mode power converters is presented. The advantages of this approach lie in its uniformity in deriving system loop gains of converters, and its power in explaining discrepancies exist in the literature. The first assertion is demonstrated in Sections III and IV, where buck, boost, or buck-boost converters with either voltage-or current-programming employing either trailing-or leading-edge modulation are analyzed with the same method. The only difference is the control equations for different converters. The second assertion is demonstrated by explaining the difference in measuring loop gains using analog and digital injections. We also want to emphasize the following points.
1) The characteristic polynomial, rather than arbitrarily defined loop gains, should be used to determine the stability of the converter. 2) By grouping terms in the characteristic polynomial that contains as the numerator and the rest as the denominator, a unique system loop gain can be defined. The criteria of gain and phase margins can thus be applied to determine the stability of the converter, and based on which an appropriate compensation network can be designed.
3) By method of SFG, appropriate locations ( and in Figs. 4, 5, 7, and 8) are identified for breaking the loop. 4) For voltage-programming converters, both analog and digital loop gain measurements give the same result. 5) For current-programming converters, analog loop gain measurement gives the system loop gain, while digital loop gain measurement gives a transfer function with the numerator corrupted by terms that do not contain , and the gain and phase margin thus obtained is not directly usable for designing the compensation network.
